

## Digital Neural Networks in VLSI

**Table I.a.**

<i>Name</i>	<i>Architecture</i>	<i>Precision</i>	<i>Neurons</i>	<i>Synapses</i>	<i>Learn</i>	<i>Avail.</i>
<b>Nuralogix</b> NLX-420	Multi-layer	1-16b x 1-16b	16	16 offchip	off-chip	commercial
<b>Hecht-Nielson</b> 100 NAP	GP <sup>1</sup> , SIMD processors	32b x 32b, FP	100 PE <sup>2</sup>	64	prog.	system
<b>Hitachi</b> WSI	Wafer Scale Net Hopfield	9b x 8b	576	32k	off-chip	research
<b>Inova</b> N64000	GP, SIMD processors	1-16b x 1-16b	64 PE	128k-2M	prog.	system
<b>IBM</b> ZISC036	Radial Basis Functions	8b elements	36 prototypes	64 element prototypes	RCE-like	commercial
<b>MCE</b> MT19003	Multi-layer feedforward	13b x 13b	1 PE	off-chip wts	off-chip	commercial
<b>Micro Devices</b> MD-1220	Multi-layer feedforward	1b x 16b	8	8	off-chip	commercial
<b>Nestor/Intel</b> Ni1000	Radial Basis Functions	5b elements	1024 prototypes	256element prototypes	RCE, PNN	commercial
<b>Philips</b> Lneuro-1	Multi-layer feedforward	1-16b x 1- 16b	16 PE offchip TF	16x16	prog.	research
<b>Siemens</b> MA-16	Systolic array for matrix x matrix	16b x 16b	16 PE offchip TF	64	off-chip	research
<b>RC Module</b> NM6403	Multi-layer feedforward	1-64b x 1-64b	1-64	1-64	prog.	prototypes

<sup>1</sup> **GP** - General purpose architecture

<sup>2</sup> **PE** indicates a processing unit

Table I.b.

<i>Name</i>	<i>Configuration</i>	<i>CPS</i> <sup>3</sup>	<i>CPSPW</i> <sup>4</sup>	<i>CPPS</i> <sup>5</sup>	<i>CUPS</i> <sup>6</sup>	<i>Patterns/s</i>
<b>Nuralogix</b> NLX-420	32-16, 8-bit mode	10M	20k	640M	na	20k
<b>Hecht-Nielson</b> 100 NAP	4-chips, 2M wts, 16bit Mantissa	250M	125	256G	64M	na
<b>Hitachi</b> WSI	576 neuron Hopfield	138M	3,7	9,9G	na	na
<b>Inova</b> N64000	64-64-1, 8bit mode	871M	3.4k, 128k wts	55.7G	220M	100k
<b>IBM</b> ZISC036	64 8bit element input vectors	na	na	na	na	250k
<b>MCE</b> MT19003	4-4-1 at 32MHz clk rate	32M	32M	6.8G	na	140k
<b>Micro Devices</b> MD-1220	8-8	8.9M	1.1M	142M	na	139k
<b>Nestor/Intel</b> Ni1000	256 5bit element input vectors	na	na	na	na	40k
<b>Philips</b> Lneuro-1	1-chip, 8bit mode	26M	26k	1.6G	32M	na
<b>Siemens</b> MA-16	1-chip, 25MHz	400M	15M	103G	na	40k
<b>RC Module</b> NM6403	8bit mode at 50MHz clock rate	1200M	150M	76.8G	na	na

**Reference.**

C. S. Lindsey, Th. Lindblad, "Survey of Neural Network Hardware", Proc. SPIE Vol. 2492, p. 1194-1205, Applications and Science of Artificial Neural Networks, Steven K. Rogers; Dennis W. Ruck; Eds. , March 1995.

<sup>3</sup> **CPS** - Connection-Per-Second

<sup>4</sup> **CPSPW** = CPS/Nw, where Nw - number of sinapses per neuron.

<sup>5</sup> **CPPS** - Connection Primitives per Sec, CPPS = CPS\*Bw \* Bs, were Bw, Bs - word length of weight and sinaps.

<sup>6</sup> **CUPS** - Connection-Update-Per-Second.